

FIG. 1A  
PRIOR ART




FIG. 1B  
PRIOR ART




FIG. 1C  
PRIOR ART







FIG. 1D  
PRIOR ART

## LOGIC CIRCUIT DEVICES


FIG. 1E  
PRIOR ARTFIG. 1F  
PRIOR ART

LOGIC CIRCUIT DEVICES

FLASH MEMORY CELL A



LOW-VOLTAGE  
OPERATION  
TRANSISTOR B



HIGH-VOLTAGE  
OPERATION  
TRANSISTOR C







FIG. 1G  
PRIOR ART

FIG. 1H  
PRIOR ART



## LOGIC CIRCUIT DEVICES





FIG. 1I  
PRIOR ARTFIG. 1J  
PRIOR ART

FIG. 1K  
PRIOR ART



LOGIC CIRCUIT DEVICES

LOW-VOLTAGE  
OPERATION  
TRANSISTOR B



HIGH-VOLTAGE  
OPERATION  
TRANSISTOR C




FIG. 1L  
PRIOR ART






FIG. 1M  
PRIOR ART






FIG. 1N  
PRIOR ART




LOGIC CIRCUIT DEVICES

FLASH MEMORY CELL A



LOW-VOLTAGE  
OPERATION  
TRANSISTOR B



HIGH-VOLTAGE  
OPERATION  
TRANSISTOR C







FIG. 10  
PRIOR ART

FIG. 1P  
PRIOR ART








FIG. 1Q  
PRIOR ART

FLASH MEMORY CELL




FIG. 2A  
PRIOR ART

LOW-VOLTAGE OPERATION TRANSISTOR




FIG. 2B  
PRIOR ART




FIG. 3A  
PRIOR ART




FIG. 3B  
PRIOR ART



X-X'




FIG. 5A  
RELATED ART

Y-Y'






FIG. 5B  
RELATED ART

Program

FIG. 6A  
RELATED ARTFIG. 6B  
RELATED ART

Erase

FIG. 6C  
RELATED ARTFIG. 6D  
RELATED ART

FLASH MEMORY CELL A














LOW-VOLTAGE  
OPERATION  
TRANSISTOR BHIGH-VOLTAGE  
OPERATION  
TRANSISTOR CFIG. 7A  
RELATED ARTFIG. 7B  
RELATED ART

FIG. 7C  
RELATED ARTFIG. 7D  
RELATED ART




HIGH-VOLTAGE  
OPERATION  
TRANSISTOR CLOW-VOLTAGE  
OPERATION  
TRANSISTOR B


FLASH MEMORY CELL A

FIG. 7E  
RELATED ARTFIG. 7F  
RELATED ART

HIGH-VOLTAGE  
OPERATION  
TRANSISTOR C



LOW-VOLTAGE  
OPERATION  
TRANSISTOR B



FLASH MEMORY CELL A




FIG. 7G  
RELATED ART

FIG. 7H  
RELATED ART




FIG. 7I  
RELATED ART




FIG. 7J  
RELATED ART

FIG. 7K  
RELATED ART





FIG. 7L  
RELATED ART






FIG. 7M  
RELATED ART




FIG. 8A  
RELATED ART




FIG. 8B  
RELATED ART

## LOGIC CIRCUIT DEVICES

FLASH MEMORY CELL A




LOW-VOLTAGE  
OPERATION  
TRANSISTOR BHIGH-VOLTAGE  
OPERATION  
TRANSISTOR C

FIG. 9A






FIG. 9B

## LOGIC CIRCUIT DEVICES

## FLASH MEMORY CELL A

As+ OR P+




FIG. 9C






LOW-VOLTAGE  
OPERATION  
TRANSISTOR BHIGH-VOLTAGE  
OPERATION  
TRANSISTOR C

FIG. 9D





LOGIC CIRCUIT DEVICES

FLASH MEMORY CELL A

LOW-VOLTAGE  
OPERATION  
TRANSISTOR B

HIGH-VOLTAGE  
OPERATION  
TRANSISTOR C




FIG. 9E




FIG. 9F

## LOGIC CIRCUIT DEVICES

## FLASH MEMORY CELL A




FIG. 9G





LOW-VOLTAGE  
OPERATION  
TRANSISTOR BHIGH-VOLTAGE  
OPERATION  
TRANSISTOR C

FIG. 9H



## LOGIC CIRCUIT DEVICES

FLASH MEMORY CELL A




LOW-VOLTAGE  
OPERATION  
TRANSISTOR BHIGH-VOLTAGE  
OPERATION  
TRANSISTOR C

FIG. 9I

FLASH MEMORY CELL




FIG. 10A

LOW-VOLTAGE OPERATION TRANSISTOR




FIG. 10B




FIG. 11A




FIG. 11B




FIG. 12A




FIG. 12B




FIG. 12C

FIG. 12D




FIG. 12E

FIG. 12F






FIG. 12G




FIG. 12H




FIG. 12I

FLASH MEMORY CELL




FIG. 13A

LOW-VOLTAGE OPERATION TRANSISTOR




FIG. 13B